

N-Channel 100V MOSFET

Product summary

V _{DS} (V)	$R_{DS(on),max}$ (m Ω)	I _D (A)
100	4.2 @ V _{GS} = 10V	158 ⁽¹⁾

Features

- For automotive applications and AEC-Q101 qualified
- Great FOM (figure of merit) with low R_{DS(on)} trench technology
- Fast switching speed
- 100% avalanche tested. High avalanche ruggedness.

Applications


- DC/DC conversion
- Power switch
- Motor drives


is the registered trademark of Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd.

Package and ordering information


Ordering code	Package	Device code
SDA10N4P2S1A	TO220-3L	ADY

TO220-3L









1. Maximum ratings

Absolute maximum ratings (T _A = 25℃ unless otherwise noted)					
Parameter			Limit	Unit	
Drain-source voltage			100	V	
Gate-source voltage		V _{GS}	±20	V	
	Tc=25°C (1)		158		
Continuous drain current	Tc=100°C	I _D	112		
	T _A =25°C ⁽⁴⁾		20	Α	
Pulsed drain current ⁽²⁾	·	I _{D,pulse}	635		
Avalanche energy, single pulse ⁽³⁾		E _{AS}	629	mJ	
Dower discination	Tc=25℃	D	227	W	
Power dissipation	T _A =25°C ⁽⁴⁾	P_{D}	3.7	VV	
Operating junction and storage temperature range	•	T _J , T _{stg}	-55 to 175	°C	





2. Thermal resistance ratings

Thermal resistance ratings				
Parameter	Symbol	Max.	Unit	
Thermal resistance, junction-to-case	Steady state	Rejc	0.66	°C/W
Thermal resistance, junction-to-ambient (4)	Steady state	Reja	40	C/VV

3. Electrical Characteristics

Electrical characteristics (T _J = 25℃ unless otherwise noted)						
Parameter	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Static parameter						
Drain to source breakdown voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V
Gate-source threshold voltage	$V_{GS(th)}$	V _{DS} = V _{GS} , I _D = 250 μA	2.7	3.5	4.3	V
Gate-body leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
Zero gate voltage drain current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V			1	μΑ
Drain-source on-resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 55 A		3.5	4.2	mΩ
Forward transconductance ⁽⁵⁾	g _{fs}	V _{DS} = 5 V, I _D = 55 A		115		S
Gate resistance	Rg	f = 1 MHz		1		Ω
Dynamic ⁽⁵⁾						
Total gate charge	Q_g	y		100		
Gate-source charge	Q_{gs}	$V_{DS} = 50 \text{ V}, I_{D} = 55 \text{ A}, V_{GS} = 10 \text{ V}$		28		nC
Gate-drain charge	Q_{gd}			34		
Turn-on delay time	t _{d(on)}			79		
Rise time	tr	$V_{DS} = 50 \text{ V}, I_D = 55 \text{ A}, V_{GS} = 10 \text{ V},$		93		20
Turn-off delay time	$t_{d(off)}$	$R_{GEN} = 4.7 \Omega$		124		ns
Fall time	t _f			42		
Input capacitance	C _{iss}			5690		
Output capacitance	C _{oss}	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz		890		pF
Reverse transfer capacitance	C _{rss}			45		
Reverse Diode Characteristics ⁽⁵⁾						
Diode forward voltage	V _{SD}	V _{GS} = 0 V, I _F = 110 A			1.2	V
Reverse recovery time	t _{rr}	V 90 V I 110 A 43/44 100 A/		55		ns
Reverse recovery charge	Q _{rr}	$V_{DS} = 80 \text{ V}, I_F = 110 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	_	87		nC


Notes

- (1) Limited by maximum junction temperature.
- (2) Pulse width limited by maximum junction temperature.
- (3) $V_{DS} = 75 \text{ V}, V_{GS} = 10 \text{ V}, L = 0.3 \text{ mH}.$
- (4) R_{BJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5x1.5 in. board of FR-4 material.
- (5) Guaranteed by design, not subject to production testing.






4. Electrical characteristics diagrams





















5. Package outline dimensions



Symbol	Dimensions In Millimeters				
Symbol	Min.	NOM.	Max.		
A	4.40	-	4.60		
A1	2.25	1	2.55		
b	0.71	1	0.91		
b1	1.17	1	1.37		
c	0.33	1	0.65		
c1	1.20	1	1.40		
D	9.91	1	10.25		
Е	8.95	1	9.75		
E1	12.65	1	13.05		
e	2.54 TYP-				
e1	4.98	1	5.18		
F	2.65	1	2.95		
Н	7.90	-	8.10		
h	0.00	-	0.30		
L	12.90	-	13.40		
L1	2.85	-	3.25		
V	6.90 REF				
ф	3.40	-	3.80		





Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Silicon Magic Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Silicon Magic Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Silicon Magic Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Silicon Magic Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. In addition, any recipient of this document and the relevant products samples may not alter, decompile, disassemble, reverse engineer, or otherwise modify any information/samples received hereunder. Any intellectual property rights arising from the reverse engineering of Silicon Magic's products shall belong to Silicon Magic.

