

## **N-Channel 65V MOSFET**

#### **Product summary**

V <sub>DS</sub> (V)	$R_{DS(on),max}$ (m $\Omega$ )	I <sub>D</sub> (A)
65	9.5 @ V <sub>GS</sub> = 10 V	20 <sup>(1)</sup>
	18 @ V <sub>GS</sub> = 4.5 V	20 * /

#### **Features**

- Low R<sub>DS(on)</sub> SGT technology
- Low thermal impedance
- Fast switching speed
- 100% avalanche tested

## **Applications**

- DC/DC conversion
- Power switch
- Motor drives

is the registered trademark of Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd.


# Package and ordering information


Ordering code	Package	Device code
SDN06K9P5O-AA	SOP-8L	AFY


# 1. Maximum ratings

3					
Absolute maximum ratings (T <sub>A</sub> = 25℃ unless otherwise noted)					
Parameter			Limit	Unit	
Drain-source voltage		V <sub>DS</sub>	65		
Gate-source voltage			±20	V	
	Tc=25°C (1)		20		
Continuous drain current	Tc=100°C	$I_D$	13	۸	
	T <sub>A</sub> =25°C <sup>(4)</sup>		11	Α	
Pulsed drain current <sup>(2)</sup>		I <sub>D,pulse</sub>	80		
Avalanche energy, single pulse <sup>(3)</sup>		E <sub>AS</sub>	64	mJ	
Power discipation	Tc=25°C	$P_{D}$	6.2	W	
Power dissipation	T <sub>A</sub> =25°C <sup>(4)</sup>	' D	2.5	VV	
Operating junction and storage temperature range			-55 to 150	°C	











## 2. Thermal resistance ratings

Thermal resistance ratings					
Parameter	Symbol	Max.	Unit		
Thermal resistance, junction-to-case	Steady state	Rejc	20	°C/W	
Thermal resistance, junction-to-ambient (4)	Steady state	Reja	50	C/VV	

#### 3. Electrical Characteristics

Electrical characteristics (T <sub>J</sub> = 25℃ unless otherwise noted)						
Parameter	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Static parameter						
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA	65			V
Gate-source threshold voltage	$V_{GS(th)}$	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.2	1.9	2.6	V
Gate-body leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 65 V, V <sub>GS</sub> = 0 V			1	μΑ
	D	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		8.7	9.5	mΩ
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$		14	18	
Forward transconductance (5)	g <sub>fs</sub>	$V_{DS} = 5 \text{ V}, I_{D} = 10 \text{ A}$		30		S
Gate resistance	Rg	f = 1 MHz		2.5		Ω
Dynamic (5)						
Total gate charge	$Q_g$	$V_{DS} = 30 \text{ V}, I_{D} = 5 \text{ A}, V_{GS} = 4.5 \text{ V}$		11		
Total gate charge	$Q_g$			19.5		200
Gate-source charge	$Q_{gs}$	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 10 A, V <sub>GS</sub> = 10 V		3.5		nC
Gate-drain charge	$Q_{gd}$			7		
Turn-on delay time	t <sub>d(on)</sub>			16		
Rise time	tr	$V_{DS} = 30 \text{ V}, I_{D} = 10 \text{ A}, V_{GS} = 10 \text{ V},$		46		ns
Turn-off delay time	t <sub>d(off)</sub>	$R_{GEN} = 6 \Omega$		43		
Fall time	t <sub>f</sub>			16		
Input capacitance	C <sub>iss</sub>			895		
Output capacitance	C <sub>oss</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		300		pF
Reverse transfer capacitance	C <sub>rss</sub>			25		
Reverse Diode Characteristics (5)						
Diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>F</sub> = 10 A		0.85	1.2	V
Reverse recovery time	t <sub>rr</sub>	\\ 20\\  - 10\\ di/dt = 100\\\\:		20		ns
Reverse recovery charge	Qrr	$V_{DS} = 30 \text{ V}, I_F = 10 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		6		nC
		-				

#### Notes


- (1) Package limited.
- (2) Pulse width limited by maximum junction temperature.
- (3)  $V_{DS} = 30 \text{ V}$ ,  $V_{GS} = 10 \text{ V}$ , L = 0.3 mH.
- (4) R<sub>BJA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5x1.5 in. board of FR-4 material.
- (5) Guaranteed by design, not subject to production testing.



Silicon Magic Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. Rev. 1.0 2024-05-20




### 4. Electrical characteristics diagrams
























# 5. Package outline dimensions











## **Legal Disclaimer**

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Silicon Magic Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Silicon Magic Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Silicon Magic Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Silicon Magic Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. In addition, any recipient of this document and the relevant products samples may not alter, decompile, disassemble, reverse engineer, or otherwise modify any information/samples received hereunder. Any intellectual property rights arising from the reverse engineering of Silicon Magic's products shall belong to Silicon Magic.

