

N-Channel 100 V MOSFET

Product summary

V _{DS} (V)	$R_{DS(on),max}$ (m Ω)	I _D (A)
100	1.5 @ V _{GS} = 10V	330 ⁽¹⁾

Features

- Low R_{DS(on)} SGT technology
- Low thermal impedance
- Fast switching speed
- 100% avalanche tested

Applications

- DC/DC conversion
- Power switch
- Motor drives

is the registered trademark of Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd.


Package and ordering information


Ordering code	Package	Device code
SDH10N1P5S2T	TOLL	AGH

1. Maximum ratings


Absolute maximum ratings (T _A = 25℃ unless otherwise noted)					
Parameter			Limit	Unit	
Drain-source voltage			DS 100	V	
Gate-source voltage			±20	V	
	T _C =25°C ⁽¹⁾		330	A	
Continuous drain current	T _C =100°C	I _D	285		
	T _A =25°C ⁽⁴⁾		34		
Pulsed drain current ⁽²⁾	I _{D,pulse}	1320			
Avalanche energy, single pulse ⁽³⁾			1750	mJ	
Power discination	T _C =25°C	P _D	517	w	
Power dissipation	T _A =25°C ⁽⁴⁾	' D	3.7	VV	
Operating junction and storage temperature range			-55 to 175	°C	

TOLL











2. Thermal resistance ratings

Thermal resistance ratings				
Parameter	Symbol	Max.	Unit	
Thermal resistance, junction-to-case	Steady state	R _{eJC}	0.29	°C/W
Thermal resistance, junction-to-ambient (4)	Steady state	Reja	40	C/VV

3. Electrical characteristics

Electrical characteristics						
Parameter	Symbol	Test conditions Min		Тур.	Max.	Unit
Static parameter						
Drain to source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 1 mA				V
Gate-source threshold voltage	$V_{GS(th)}$	V _{DS} = V _{GS} , I _D = 250 μA	2.2	3	3.8	٧
Gate-body leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nΑ
Zero gate voltage drain current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V			1	μΑ
Drain-source on-resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 100 A		1.1	1.5	mΩ
Forward transconductance ⁽⁵⁾	g _{fs}	V _{DS} = 5 V, I _D = 100 A		280		S
Gate resistance	Rg	f = 1 MHz, open drain		1	2	Ω
Dynamic ⁽⁵⁾						
Total gate charge	Q_g			258	362	
Gate-source charge	Q_{gs}	$V_{DS} = 50 \text{ V}, I_{D} = 100 \text{ A}, V_{GS} = 10 \text{ V}$		68	96	nC
Gate-drain charge	Q_{gd}			74	104	
Turn-on delay time	t _{d(on)}			64	128	
Rise time	t _r	$V_{DS} = 50 \text{ V}, I_{D} = 100 \text{ A}, V_{GS} = 10 \text{ V},$		61	122	ns
Turn-off delay time	$t_{d(off)}$	R _{GEN} = 6 Ω		221	442	115
Fall time	t _f			104	208	4
Input capacitance	C _{iss}			15650	21910	
Output capacitance	C_{oss}	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		2100	2940	pF
Reverse transfer capacitance	C _{rss}			45	90	
Reverse Diode Characteristics ⁽⁵⁾						
Diode forward voltage	V _{SD}	V _{GS} = 0 V, I _F = 100 A		0.8	1.1	٧
Reverse recovery time	t _{rr}	V _{DS} = 50 V,I _F = 100 A, di/dt = 100 A/μs	110	126	227	ns
Reverse recovery charge	Qrr	ν _{DS} – 30 ν, _{IF} – 100 A, αι/αι – 100 A/μS		427	769	nC


Notes

- (1) Package limited.
- (2) Pulse width limited by maximum junction temperature.
- (3) $V_{DS} = 75 \text{ V}, V_{GS} = 10 \text{ V}, L = 0.3 \text{ mH}.$
- (4) R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5x1.5 in. board of FR-4 material.
- (5) Guaranteed by design, not subject to production testing.







4. Electrical characteristics diagrams

















5. Package outline dimensions









		Millimeters		
Dim	Min	Max		
A	2.200	Nom 2.300	2.400	
С	0.492	0.500	0.508	
D	10.280	10.380	10.480	
E	9.800	9.900	10.000	
e		1.20 BSC		
Н	11.580	11.680	11.780	
H1	6.650	6.750	6.850	
H2		7.300		
Н3		3.200		
H4		3.800		
K1	4.180			
K2	2.900			
D2	3.300			
b	0.700	0.800	0.900	
b1	9.700	9.800	9.900	
b2	0.420	0.460	0.500	
b3	0.350			
b4	0.600			
b5		3.100		
b6	1.200			
L	1.700	1.900	2.100	
L1	0.700			
L2	0.600			
L4	1.050	1.150	1.250	
L5	0.500	0.600	0.700	
E1	7.800			
E4	8.800			
E5	9.200			



Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Silicon Magic Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Silicon Magic Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Silicon Magic Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Silicon Magic Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. In addition, any recipient of this document and the relevant products samples may not alter, decompile, disassemble, reverse engineer, or otherwise modify any information/samples received hereunder. Any intellectual property rights arising from the reverse engineering of Silicon Magic's products shall belong to Silicon Magic.

